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Abstract—Stripes is a Deep Neural Network (DNN) accelerator
that uses bit-serial computation to offer performance that is
proportional to the fixed-point precision of the activation values.
The fixed-point precisions are determined a priori using profiling
and are selected at a per layer granularity. This paper presents
Dynamic Stripes, an extension to Stripes that detects precision
variance at runtime and at a finer granularity. This extra level of
precision reduction increases performance by 41% over Stripes.
I. INTRODUCTION
Our previously described Stripes [1] accelerator exploited
the variable precision requirements of deep learning neural
networks to improve performance and energy efficiency. In
the previously disclosed design, the hardware expected that
prior to processing each layer, the precision required by that
layer would be communicated by the software. These per layer
precisions were thus not adjusted at runtime to reflect any
additional reduction in precision that may be possible for each
layer or even at a smaller granularity. However, the underlying
compute units are capable of exploiting precisions on a much
finer granularity than a layer. In the described implementation,
each chip comprised 16 tiles, each processing 16 filters and 16
weights (synapses) per filter. A set of 256 activations where
broadcast to all tiles one bit per cycle. For each layer, the
precision of the activations, that is the positions of the most
significant and of the least significant bits (MSB and LSB
respectively), nH and nL were adjusted per layer. However,
the precision could easily be adapted at a smaller granularity.
For example the precision could be adjusted per group of 256
activations that are processed concurrently, or per group of 16
activations that are broadcast to the same column of SIPs in
the described implementation. Similar techniques of dynamic
precision reduction for bit-serial computation have been used
for signal processing [2]. To the best of our knowledge this is
the first application of this technique to neural networks.
II. SIMPLIFIED EXAMPLE
Figure 1 shows how the detection of nH and nL can be
done for an example where a group of four activations,
each originally expressed in 8 bits of precision. Without the
mechanism to detect the precision at runtime, it could have
been that he precision used to process this group of activations
would be 7 bits since the precisions have to be determined
during a prior profiling run and for the whole layer. This
would be the case, if for example, there were some other
activation possibly at some other position, that during the
profiling runs was determined that it needed to be able take the
value 0100 0001. Or, as another example, this would be the
case, if there were two activations that during the profiling run
it was determined that they needed to be able to take the values
of 0100 0000 and 0000 0001 respectively for accuracy to be
maintained as desired. However, during any run, the activations
will take values that depend on the given input to the network
(or prior inputs in the case of, for example, recurrent neural
networks). As the figure shows, the specific values for this
group of four activations can all be represented using just 4
bits. This is because among all four values, the highest bit
position a 1 appears is at position 5 (counting from 0), e.g,
in n0, whereas the lowest bit position where a 1 appears is at
position 1 in n1. The figure shows the network calculating a set
of signals ORj, one per input bit position. The ORj signals can
be calculated using a set of cascaded OR gates which in the
figure are shown as diamonds. The nH detection block accepts
these ORj signals as input and performs a leading bit that is
1, or simply leading 1 detection, to identify the position of
nH. The result of this block is a 1-hot encoding of nH. Since
this information has to be communicated to the processing
tiles, an encoder block can be used as shown to convert this
encoding into a number in binary. This is the function of the
offset encoder. The nL detection uses an identical block as the
nH block with the priority of the ORj inputs reversed. This
in effect calculates a trailing bit that is 1 detector. The figure
shows an example of detecting nH and nL for a set of neuron
values. Since the input neurons use 8 bits, the two offsets are
encoded using 3 bits each. To process this group of neurons,
the dispatcher will send nH as the starting offset. The units will
decrement this offset every subsequent cycle. The dispatcher
will signal the last cycle of processing for this group when
the current offset becomes equal to nL. This can be done with
an extra wire which signals the end of processing each neuron
group. Assuming that processing starts at the nH bit, position, a
counter keeps track of the current bit position being broadcast
and a comparator sets the end of group signal when we arrive
at nL.
While in our example there are only four neurons that are
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being processed concurrently and as a single group, in practice
there may be more neurons and more than one group. In such
a case, once a group of neurons is processed the corresponding
neuron lanes can be made to wait for all other neuron lanes
to finish before advancing to the next group of neuron values.
Alternatively, the dispatcher and the synapse buffer can be
modified to support per neuron group accesses at the expense
of additional area and memory bandwidth.
Fig. 1: An Example Illustrating the Runtime Detection of the
Precision Necessary to Process a Group of Activations.
III. DESIGN
While in the previous section we considered a case where
only four activations forming a single group are processed
concurrently, other implementations may choose to process
more activations an in multiple groups. In the example imple-
mentation described in Stripes, 256 activations are processed
in concurrently. They are broadcast to 16 tiles, where each
tile processes 16 filters, and 16 weights per filter for a total
of 256 weights per tile. Each tile comprises a grid of 16x16
Serial Inner-Product units, or SIPs. The SIPs along the same
row process the same set of 16 weights, while the SIPs along
the same column process the same set of 16 activations.
Accordingly, in this implementation the precision p, specified
as (nH,nL) can dynamically adjusted for the whole group of
256 activations that are processed concurrently or it can be
determined separately for each group of 16 activations that
are processed concurrently by each column of SIPs.
Determining the precision necessary for a group of activa-
tions can be performed by the dispatcher prior to communi-
cating the activations to the units for processing. For each of
the 256 neurons to be sent to the units, ni where i ∈ [0,255],
and for each bit ni, j j ∈ [0,15] and assuming that all neurons
are positive, the transposer first calculates the logical OR
of all bits at the same position: OR j = ∑i=255i=0 nib j, and then
applies a leading bit that is 1 detector over OR j, j = [0,16]
to determine nH the highest bit position where a bit that is 1
appears. Similarly, the transposer uses a trailing bit that is 1
detector to determine nL the lowest bit position where a bit that
is 1 appears. To process these neurons, the transposer sends
along with the bits also their offset via a set of extra 4 wires.
An additional wire indicates the end of processing a neuron
group. Assuming that processing starts at the nH bit position, a
counter keeps track of the current bit position being broadcast
and a comparator sets the end of group signal when the units
arrive at nL. Figure 2 shows an example Dynamic Stripes
organization and specifically how the dispatcher communicates
the activation bits and precision info to 16 processing tiles.
In this configuration the 256 activations are grouped in 16
subgroups, each of 16 activations. For each subgroup the
dispatcher sends the current offset along with an End of Group
(EOG) signal. Assuming a baseline precision of 16 bits, the
offset will require 4 wires and the EOG one for a total of 5
extra wires per subgroup of 16 activations. Other groupings
are possible.
Fig. 2: A Dynamic Stripes Overview of Dispatcher and Pro-
cessing Titles.
A. Modified Serial Inner-Product Unit
Figure 3 shows an implementation of the modified Serial-
Inner Product Unit. An additional shifter appears at the output
of the adder tree. This shifter, through the control signal sB,
allows the output of the adder tree to be adjusted to the right
bit position so that it can be accumulated with the running
sum which is kept at the accumulator A.
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Fig. 3: Modified SIP.
IV. EVALUATION: PERFORMANCE
We have evaluated the performance improvement possible
with Dynamic Stripes for a set of modern Image Classification
Convolutional Neural Networks. Table I shows the result-
ing performance improvements of an equivalently configured
DaDianNao [3] accelerator. Performance measurements were
obtained via our cycle-accurate simulator which was extended
to support dynamic detection of activation precisions. For this
set of results, we first set the precisions per layer as in the
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Network vs STR vs DaDN
AlexNet 1.29x 2.81x
NiN 1.30x 2.39x
Googlenet 1.56x 2.64x
VGG 2 1.43x 3.16x
VGG S 1.62x 3.28x
VGG 19 1.27x 1.71x
GeoMean 1.41x 2.61x
TABLE I: Speedup
original Stripes design and then precision was dynamically
detected at runtime per subgroup of 16 activations being
processed concurrently. All 16 subgroups belonging to each
group of 256 activations that were being processed concur-
rently had to finish processing prior to advancing to the next
set of 256 activations. The Dynamic Stripes design improves
performance over the baseline Stripes design. It lags compared
to the Pragmatic [4] design that skips zero-bits instead of
trying to exploit precision alone.
V. A NOVEL WAY TO ADJUST PRECISION WITH PRAGMATIC
In the Pragmatic engine which is was motivated by Stripes,
performance depends on the number of activation bits that
are 1. This engine opens up the opportunity for value based
optimizations for performance and energy efficiency where
the activation values are adjusted on the fly to reduce the
number of bits that are 1. For example, we can determine a
per layer threshold for the number of most significant powers
of 2 (MSP2) that ought to be kept to maintain accuracy. For
[2] T. Xanthopoulos and A. P. Chandrakasan, “A low-power dct core using
adaptive bitwidth and arithmetic activity exploiting signal correlations and
quantization,” IEEE Journal of Solid-State Circuits, vol. 35, pp. 740–750,
May 2000.
example, if an activation has a value 1010 0101 and MSP2 is 3,
the activation can be converted to 1010 0100, whereas if MSP2
was 2 it would be converted to 1010 0000. With either MSP2
threshold, an activation of 0000 0101 would be represented
exactly. This representation is different than a fixed-point
and a floating point representation. We have experimented
with such an optimization and found that it greatly improves
performance for AlexNet. Specifically, the method followed
is: 1. Get precision profiles via gradient descent to determine
the number of 1-bits required for 100% accuracy. For Alexnet
this gives 5,5,5,3,3, as opposed to 9,8,5,5,7 when using a
fixed number of bits. 2. Take the n most significant 1-bits
of every neuron, where n is the precision profile obtained
in step 1, and then run that through Pragmatic. Performance
over DaDianNao becomes 3.91x with the 2b-1R Pragmatic
configuration (the tiles remain the same, only the dispatcher
needs to be modified to stop transmitting oneffsets after a
threshold). By comparison, sending all oneffsets resulted in a
performance improvement of 3.26x. With full range shifters,
the performance with this technique becomes 4.83x which
exceeds that of the improved encoding technique.
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